Clarke & Severn Electronics Ph +612 9482 1944 Email sales@clarke.com.au www.clarke.com.au

Design Right the First Time: Understanding how Dielectric Constant (Dk) Test Methods Affect Time to Market



Presented by: John Coonrod



Helping power, protect, connect our world

Agenda

- Optimum Design Dk values and the potential variation
- Normal variations of high frequency circuit materials
- PCB fabrication influences which impact RF performance
- End-use environmental conditions and potential impact on PCB RF performance



Optimum Design Dk values and the potential variation

Commercial Grade Materials							
RO3000 [®] series High Frequenc	s, RO3200 [™] so :y Laminates	eries, RO4	000 [®] series				
Product	Dieleotrio C εr @ 10 (Typic	Constant,) GHz cal)	Dissipation ⁽¹⁾ Faotor TAN & @ 10 GHz (Typioal)	Thermal ^{α)} Coefficient of εr -50°C to 150°C ppm/°C (Typical)	Volume Resistivity Mohm • om (Typical)	Surface Resistivity Mohm (Typical)	Moisture ⁽⁴⁾ Absorption D48/50 % (Typical)
R03003[™] PTFE Ceramic	⁽⁷⁾ 3.00 ± 0.04	3.00	0.0013	13	1 X 10 ⁷	1 X 10 ⁷	0.04
R03035 [™] PTFE Ceramic	3.50 ± 0.05	3.60	0.0017	-50° to 10°C -34 10°C to 150°C -11	1 X 10 ⁷	1 X 10 ⁷	0.04
R03006™ PTFE Ceramic	6.15 ± 0.15	6.5	0.0020	-262	1 X 10⁵	1 X 10⁵	0.02
R03010[™] PTFE Ceramic	10.20 ± 0.30	11.2	0.0022	-280	1 X 10⁵	1 X 10⁵	0.05
R03203 [™]	(7) 3.02 + 0.04	3.02	0.0016	-13	1 X 10 ⁷	1 X 10 ⁷	0.03

• Terminology:

• Design Dk – The Dk value that is suggested for circuit design and modeling. The number given here is the intrinsic Dk (ϵ_r) value of the substrate and there is some frequency and thickness dependencies which will be discussed

 Process Dk – The Dk value for raw material testing to a specific industry standard test method (IPC-TM-250 2.5.5.5c)



Optimum Design Dk values and the potential variation

• A higher Dk material will slow an electromagnetic wave





Optimum Design Dk values and the potential variation

- There are other things that can slow the wave besides a substrate with higher Dk
- A rough copper surface can slow the wave propagation
- Again, a slower wave translates into higher Dk even if the substrate is unchanged





Excerpt at the far right is from:

"Conductor Profile Effects on the Propagation Constant of Microstrip Transmission Lines", Allen

F. Horn, III, * John W. Reynolds* and James Rautio*

*Rogers Corporation, Lurie R&D Center, Rogers, CT 06259-0157 USA

⁺Sonnet Software, North Syracuse, NY 13212 USA



Fig. 7. Magnetic field encircled by the surface current flowing on a rough conductor and excited by the incident electric field results in substantial surface inductance, above and beyond that generated by the smooth surface skin effect.

Optimum Design Dk values and the potential variation

4mil LCP laminate Effective Dielectric Constant vs. Frequency for various copper foil types on 50 ohm microstrip transmission line



- Shown are circuits with the same substrate, but using different copper types with different surface roughness
- Circuits with rougher copper surface (higher RMS) have higher effective Dk
- Again, the material is unchanged and it is only the copper roughness differences which are impacting the effective Dk of the circuits



Optimum Design Dk values and the potential variation

This data shows results from circuit testing, using the same substrate (RO3003 laminate) and same copper type, however the circuits use different thicknesses of the substrate

All circuits were 50 ohm microstrip transmission lines

The Dk values shown here are the calculated Dk values from circuit testing Dk vs. Frequency, Differential phase length method using RO3003[™] laminate with 1/2 oz. ED copper





7

Optimum Design Dk values and the potential variation

This data shows results from circuit testing, using the same substrate and same thickness (5mil RO3003 laminate), however using different copper types which have very different copper surface roughness

This type of ED copper has a roughness of 1.8 microns RMS and the rolled copper is 0.3 microns RMS

The smooth copper (rolled) does not impact the phase velocity much so the circuit performance is showing Dk values near the intrinsic Dk value of the material, which is 3.0

All circuits were 50 ohm microstrip transmission lines





Optimum Design Dk values and the potential variation

- Dispersion is the term regarding a change in Dk, with a change in frequency
- All circuit materials have dispersion
- The Dk vs. Frequency curve for most dielectrics should have a slight negative slope
- A curve with an increased slope is a material with more dispersion (not desired)
- Our high frequency materials have minimal dispersion
- Dispersion varies from one material to another based on:
 - material polarization
 - loss characteristics



Optimum Design Dk values and the potential variation

- When an electric field is applied to dielectric material, dipole moments are established
- The dipole moments augment the electric flux, which has a relationship to Dk
- Dipole moments are created / relax as electric fields turn on / off or vary as sine wave
- From about 100 MHz to 300 GHz most interaction between electric fields and the substrate material is due to displacement and rotation of the dipoles
- The dipole displacement contributes to the Dk (ε_r)
- Molecular friction due to dipole rotation contributes to tan(δ) or Df



Design Right the First Time:

Dk vs. Frequency curve for a **generic** dielectric material is shown below

Low loss materials have much less Dk-Frequency slope



Optimum Design Dk values and the potential variation

Comparison of the same sheet of copper clad laminate with different test methods, Dk vs. Frequency using 20mil thick RO4003C[™] laminate



Optimum Design Dk values and the potential variation

- The free downloadable version of MWI-2017 has the Design Dk built into it
- In the future, other versions of MWI apps and on-line calculators will have Design Dk

Rogers Corporation, MWI-2017							
Program Design Type Information							
		All material names are lic	ensed, registered t	trademark	s of Rogers	Corporation	
— w →		Material Name	Bulk Dk	Df	TC Dk	Them Con	
		RT/duroid 5870	2.33	0.0012	-115	0.22 =	
		RT/duroid 5880	2.2	0.0009	-125	0.2	www.rogerscorp.com
н		RT/duroid 5880LZ	1.96	0.0019	22	0.2	<u>mm.regereeerp.com</u>
↓	- 1	RT/duroid 6002	2.94	0.0012	12	0.6	English
Microstrip	_	R1/duroid 6010LM	10.7	0.0023	-425	0.78	Circuit Parameters
Microsurp		RT/duroid 6030HTC	3.0	0.0013	-00	1.44	
		TMM3	3.45	0.0013	37	0.00	Conductor Width (W)
Transmission Line Information		TMM4	4.7	0.002	-15.3	0.7	0.043 in.
Conventional Microstrip		ТММ6	6.3	0.0023	-11	0.72	Space (S) Length
Using 0.020 inch RO4350B circuit materials	- Â	TMM10	9.8	0.0022	-38	0.76	0.009 in 1
Conductor width = 0.043 in.		TMM10:	0.0	0 000	40	0.70	II. II.
			Conductor Parameters				
Impedance = 50.19 ohms	Ξ	Material Properties			Thislans	- (T)	
Effective dK = 2.8417		Material	Thickness (H)			s (1)	
Dielectric Loss is = 0.0385 dB/in		RO4350B	0.020 👻 ir	n.	1/2 55	in. ∖ Su	uface Roughness loss model
Conductor loss is = 0.0521 dB/in					1/202 EL	An An	ea Index Hall-Hurray 🔻
Total loss is = 0.0907 dB/in		Dk Df	Thermal Cond.		Conductiv	vity 3	3.8
		3.66 0.0037	0.62 W/K*r	n	5.813 X 10	0^7S/m Avg	Nodule Copper roughness values
Dielectric Q Factor is 303.0 Conductor O Factor is 211.0		use z-axis Bulk Dk	values		Surface	Size	e (microns) Optimum for accuracy
Total O Factor for transmission line is 153.7		Ok values for a special	cific frequency		Roughness	(RMS) 0.	.28 O Actual measurement
		Ok values for chara	acteristic Impedance	ce	2.8 m	nicrons	
Wavelength on transmission line:							
1 wavelength = 2.333 in.		Analytical					Generate Tables and Files
I/2 wavelength = 1.166 In.	-	Sunthesis Width	Impedance			Frequency	None 👻
				s Ca	alculate	3 GHz	Freq.
Display results of only one calculation		Synthesis Space					Range 1 to 30 GHz



Optimum Design Dk values and the potential variation

• Select the desired material, thickness and frequency, then the Design Dk will be shown



Optimum Design Dk values and the potential variation

• Select the desired material and thickness, then the Design Dk will be shown





- Design Dk is not a material property
- Design Dk is a circuit property
- There is no tolerance for Design Dk because it is dependent on thickness, copper type or surface roughness, frequency and some PCB fabrication tolerances
- Design Dk variables:
 - Substrate Dk tolerance
 - Copper surface roughness tolerance
 - Accuracy of test method, microstrip differential phase length method
 - Accuracy of circuit dimension measurements
 - Conductor width variation on a single conductor from PCB fabrication
 - Plated finish and circuit design type



Copper roughness variation

- All copper foil has normal variation for surface roughness
- There is within-sheet variation and lot-to-lot variation of roughness





- RO4350B laminate uses a high profile • copper with an average RMS roughness of 2.8 microns
- RO4350B LoPro laminate uses low profile copper with an average RMS roughness of 0.8 microns
- In general, smoother copper has less • roughness variation and less Design Dk variation



Optimum Design Dk values and the potential variation

Plated finishes have impact in frequency region where skin depth of the composite metal is changing quickly with a change in frequency

At low microwave frequencies the impact of plated finish is in order of plated finish composite conductivity

When this same study is done on thicker substrate the Dk differences are reduced Microstrip differential phase length method, Dk vs. Frequency using 5mil RT/duroid[®] 6002 laminate with 1/2 oz. rolled copper





Optimum Design Dk values and the potential variation

A core construction will be different than a foil lam construction



Foil lam construction

The foil lam construction will only have 2 of the 4 copper-substrate interfaces the same





Optimum Design Dk values and the potential variation

• Bonding material, prepreg, can be very difficult to estimate Design Dk



This prepreg layer has no copper effect

The same prepreg, will need to have 2 different Design Dk values for this construction

	Design Dk					
How RO4450F prepreg is used:	4mil	8mil	12mil	20mil		
Between blank cores (no copper)	3.70	3.70	3.70	3.70		
Blank core 1 side of prepreg, copper other side	3.95	3.80	3.77	3.75		
copper on both sides of prepreg	4.20	3.90	3.83	3.80		

Assuming ED copper with relative high profile, or surface roughness of about 2.2 microns RMS (Rq)



Normal variations of high frequency circuit materials

- Common types of copper clad laminates used in Microwave PCB (Printed Circuit Board) applications:
 - PTFE based
 - Woven-glass
 - Non-Woven-glass
 - Filled PTFE woven or non-woven-glass



- Ceramic filled
- Woven-glass
- Non-woven-glass



Woven-Glass PT







Commercial Grade Materials								
RO3000® series, RO3200 [™] series, RO4000® series High Frequency Laminates								
Produot	Dieleotrio Constant, ε _r @ 10 GHz (Typical)		Dissipation ⁽¹⁾ Factor TAN ຽ @ 10 GHz (Typical)	Thermal ⁽²⁾ Coefficient of εr -50°C to 150°C ppm/°C	Volume Resistivity Mohm • om (Typical)	Surface Resistivity Mohm (Typical)	Moisture ⁽⁴⁾ Absorption D48/50 %	
	Process(1)	Design ⁽¹¹⁾		(Typical)			(Typical)	
R03003 [™] PTFE Ceramic	⁽⁷⁾ 3.00 ± 0.04	3.00	0.0013	13	1 X 10 ⁷	1 X 10 ⁷	0.04	
R03035 [™] PTFE Ceramic	3.50± 0.05	3.60	0.0017	-50° to 10°C -3 10°C to 150°C -1	4 1 1 X 10 ⁷	1 X 10 ⁷	0.04	
R03006 [™] PTFE Ceramic	6.15 ± 0.15	6.5	0.0020	-262	1 X 10⁵	1 X 10⁵	0.02	
R03010[™] PTFE Ceramic	10.20 ± 0.30	11.2	0.0022	-280	1 X 10⁵	1 X 10⁵	0.05	
R03203 [™] PTEE Ceramic	⁽⁷⁾ 3 02 + 0 04	3.02	0.0016	-13	1 X 10 ⁷	1 X 10 ⁷	0.03	

- Key electrical parameters: Dielectric constant (Dk), Dissipation factor (Df, loss)
- Other critical electrical parameters include: Thermal Coefficient of Dk, moisture absorption



- Dielectric constant (also called: Dk or ε_r or E_r or K_{sub} or relative permittivity)
- Most materials used in the PCB industry are anisotropic (Dk is not the same on all three axes of the material) Dk_x≠ Dk_y≠ Dk_z



- Anisotropy is due to:
 - Unbalanced woven glass
 - Filler particles that naturally orient more along one axis
 - Normal directional characteristic of some manufactured material



Normal variations of high frequency circuit materials

• Anisotropy is related to electric displacement flux:

$$\begin{pmatrix} D_{x} \\ D_{y} \\ D_{z} \end{pmatrix} = \begin{pmatrix} \varepsilon_{xx} & \varepsilon_{xy} & \varepsilon_{xz} \\ \varepsilon_{yx} & \varepsilon_{yy} & \varepsilon_{yz} \\ \varepsilon_{zx} & \varepsilon_{zy} & \varepsilon_{zz} \end{pmatrix} \begin{pmatrix} E_{x} \\ E_{y} \\ E_{z} \end{pmatrix}$$

• As a practical point, the non-diagonal elements are typically not significant and ignored

$$\begin{pmatrix} D_{x} \\ D_{y} \\ D_{z} \end{pmatrix} = \begin{pmatrix} \varepsilon_{xx} & 0 & 0 \\ 0 & \varepsilon_{yy} & 0 \\ 0 & 0 & \varepsilon_{zz} \end{pmatrix} \begin{pmatrix} E_{x} \\ E_{y} \\ E_{z} \end{pmatrix}$$

• Additionally, the ε_{xx} and ε_{yy} typically have little difference and for modeling (and for material measurement) purposes it is the ε_r of the x-y plane which is used in conjunction with the ε_r of the z-axis



- For circuit design and modeling, anisotropy is typically not considered in transmission lines, stubs and other non-edge-coupled components
- Anisotropy should be considered for edge-coupled features
- As general rules:
 - Material with woven-glass reinforcement has more anisotropy
 - Material with high Dk (>5) has more anisotropy
- A few examples of some materials regarding anisotropy:

	Z-axis	SPDR (X-Y Plane)
Material	Design Dk	Average Dk
RO3003	3.00	3.07
RO3006	6.40	7.18
RO3010	11.20	12.40
RO3203	2.99	3.14
RO3206	6.61	8.17
RO4350B	3.66	3.75



- Moisture absorption is a variable sometimes not considered for circuit performance variation in the field
 - All PCB materials absorb some amount of moisture; some less than others
 - The absorbed moisture is typically from humidity in the environment
 - Moisture (water vapor) absorbed in the material will increase the Dk and increase the Df
 - Rule of thumb, a good high frequency material will have < 0.3% moisture absorption



- TCDk (Thermal Coefficient of Dielectric Constant) is another issue which is often overlooked in the design phase, for applications in a varying environment
 - TCDk is a property that all PCB materials have
 - TCDk is how much the Dk will change with a change in temperature
 - TCDk can be positive or negative and has units of ppm/°C
 - Rule of thumb, a good TCDk is less than [50] ppm/°C and ideal is 0 ppm/°C







		Copper	5.817 x 10 ⁷ S/m
•	Most metal finishes used in the PCB industry are less conductive than copper	Silver	6.301 x 10 ⁷ S/m
•		Gold	4.52 x 10 ⁷ S/m
	A lower conductivity will cause higher conductor losses, which increases insertion loss	Nickel	1.5 x 10 ⁷ S/m
•	Silver is the exception and does not increase	Aluminum	3.5 x 10 ⁷ S/m
	conductor loss or insertion loss	Brass	2.56 x 10 ⁷ S/m
		Solder	0.70 x 10 ⁷ S/m
		Tin	0.87 x 10 ⁷ S/m







PCB fabrication influences which impact RF performance





Microstrip, final plated finish impacts the conductor loss due to high current density at the edge of the conductor

Grounded coplanar waveguide (GCPW) has fields and current densities using 4 edges of the ground-signal-ground configuration

Typically insertion loss for GCPW is more affected by final plated finish than microstrip







- A study was done to evaluate the effect of several different finishes on insertion loss
- The test vehicle:
 - is a set of 50 ohm microstrip transmission line circuits
 - insertion loss measurement uses differential length method
 - circuit material:
 - thin substrate (5mil) to exaggerate the conductor effects
 - very smooth copper (rolled copper) to minimize copper surface roughness effects and variations
 - very low loss (Df=0.0012) to minimize dielectric losses and again, allow conductor losses to dominate









PCB fabrication influences which impact RF performance

Plated finishes have impact in frequency region where skin depth of the composite metal is changing quickly with a change in frequency

At low microwave frequencies the impact of plated finish is in order of plated finish composite conductivity

When this same study is done on thicker substrate the Dk differences are reduced







- Copper plating is a standard process to make a PCB
- Drilled through holes are plated with copper to make via connections between the various copper layers
- The additional copper of the signal conductor can influence RF performance
- The copper plating does have variation
 - there is copper thickness variation within a panel of circuits
 - and variation from batch-to-batch of circuits
- This copper thickness variation can have more impact on RF performance for certain designs



- The copper plating variation has a larger impact on coupled features
- Grounded Coplanar Waveguide (GCPW) or differential pair
- A study was done which had a very controlled plating thickness and used the same material
 - Same sheet of material was used; it was cut in half and one half was used to make circuits with thin copper plating and the other half had circuits with thick plating





PCB fabrication influences which impact RF performance

- In this study 2 different 50 ohm GCPW transmission line circuit designs were used
 - Tightly coupled GCPW; small space between coplanar Ground-Signal-Ground
 - Loosely coupled GCPW; wide space
- Additionally circuits were purposely made to have significantly different copper thickness
 - Thin copper plated, overall conductor was 1mil thick
 - Thick copper plated, overall conductor was 3 mils thick



Tightly coupled GCPW with thin copper



Tightly coupled GCPW with thick copper



- Using same sheet of laminate, there is a significant difference in loss based on copper plating thickness variation and /or design
- The circuit with the widest conductor and thickest copper had lowest loss, which was w21s12 thick cu







- Continuing....
- There was a significant difference in phase response based on copper thickness variation and / or design
- The circuit with the lowest effective Dk had the tightest coupling and thickest copper (w18s6 thick cu)







- The addition of soldermask increases dielectric loss, which increase insertion loss
- The loss difference between circuits using bare copper and covered with soldermask is:
 - frequency dependent
 - substrate thickness dependent
 - circuit design configuration dependent



PCB fabrication influences which impact RF performance

The impact of soldermask on the Design Dk (circuitperceived-Dk) will be different for circuits of different thickness





End-use environmental conditions and potential impact on PCB RF performance

The I a is a competitive thermoset material, which has a moisture absorption of approximately 0.3 %



Microstrip insertion loss, differential length method



End-use environmental conditions and potential impact on PCB RF performance

The I a is a competitive thermoset material, which has a moisture absorption of approximately 0.3 %



Microstrip differential phase length method, Dk vs. Frequency Circuits conditioned at room temperature and 24 hours @ 85C / 85% RH



End-use environmental conditions and potential impact on PCB RF performance

Example of TCDk influence on filter performance

There can be another influence, which is typically more significant on wideband edge coupled circuits and that is related to CTE

If a laminate is used with a high CTE, the physical dimensions of the circuit can change with a change in temperature



Microstrip edge coupled bandpass filters, Normalized center frequency vs. Temperature



Become a Member of the Technology Support Hub for additional technical tools & information

Sign up to receive email updates to be kept up to date on recently released products.



The Rogers' logo, RO3000, RO4003C, RO4000, RO3200, RO3006, RO3010, RO3203, RO3206, RO3003, RO4350B, LoPro, RT/ duroid, and Helping power, protect, connect our world are trademarks of Rogers Corporation or one of its subsidiaries.